Verilog: n-Bit Up Counter
This is a simple n-bit wrapping up counter. The n parameter can be changed to make this 4, 8, … bit counter were n = <number of bits> – 1. The CLK signal can be any signal you want and will increment the value of the counter on the positive edge of a pulse, RST [...]
Filed under: Code, FPGA, Verilog by Daniel
No Comments »